HM490FH111SD

49" Color TFT-LCD

Release Date
15th Apr 2021

THIS DOCUMENT CONTAINS PROPRIETORY INFORMATION WHICH IS SOLELY OWENED BY 'HIGHNESS MICROELECTRONICS LTD." ANY UNAUTHORISED COPY OR PRINTING OR PUBLISHING OF INFORMATION IN THIS DOCUMENT IN PART OR IN COMPLETE IS RESTRICTED.

HIGHNESS MICROELECTRONICS LTD.
URL: www.highnessmicro.com, Email:sales@highnessmicro.com

1. General Specification.

Items	Unit	Specification
Screen Diagonal	mm	49 inch
Active Area	mm	1073.8(H) X 604.0(V)
Pixels H x V	pixels	1920 x3(RGBW) x 1080
Pixels Pitch	um	186.4 (per one triad) x 186.4
Pixel Arrangement		RGBW Vertical stripe
Display mode		Normally black
White luminance (center)	Cd/m^2	1500 (Typ.)
Contrast ratio		1300:1 (Typ.)
Optical Response Time	msec	13 ms (Max. On/off)
Normal Input Voltage VDD	Volt	12.0
Power Consumption (Vcc Line + LED backlight)	Watt	96.3 W (VDD line=5.4 W; LED lines= 90.9 W)
Weight	Grams	TBD
Physical size	mm	1091.6(W)×621.8(H)×30.0(D)
Electrical Interface		2 channel LVDS
Support Colors		1.06B colors (RGBW 10-bit)
Surface Treatment		Anti-glare and hard-coating 3H
Temperature range Operating Storage	 ^0C ^0C	 0 ~ 50 -20 ~ 60
RoHS Compliance		RoHS Compliance

2. Optical Characteristics

The following optical characteristics are measured under stable condition at 25 ^{0}C

Items	Unit	Conditions	Min.	Typ.	Max.	Note
Viewing angle	Deg.	Horizontal (Right)	89			2
		CR=10 (Left)	89			
		Vertical (Up)	89			
		CR=10 (Down)	89			
Contrast Ratio		Normal Direction	950	1300		3
Response Time	msec	Raising + Falling		13		4
Color / Chromaticity Coordinates (CIE)		Red x	-0.05	0.643	+0.05	5
		Red y		0.332		
		Green x		0.314		
		Green y		0.596		
		Blue x		0.153		
		Blue y		0.068		
Color coordinates (CIE) White		White x		0.297		
		White y		0.292		
Center Luminance	Cd/m^2		1200	1500		6
Luminance Uniformity	%		70	75		7
Crosstalk (in 60 Hz)	%				4	
Flicker	dB					

Note 1: Measurement method

The LCD module should be stabilized at given temperature for 0.5 hour to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 1 hour in a windless room.



Note 2: Definition of viewing angle



Note 3: Contrast ratio is measured by Display Color Analyzer

Note 4: Definition of Response time

The output signals of photo detector are measured when the input signals are changed from “Full Black” to “Full White” (rising time), and from “Full White” to “Full Black” (falling time), respectively. The response time is interval between the 10% and 90% of amplitudes. Please refer to the figure as below.



Note 5: Color chromaticity and coordinates (CIE) is measured

Note 6: Center luminance is measured

Note 7: Luminance uniformity of these 5 points is defined as below and measured



Uniformity = (Min. Luminance of 5 points) / (Max. Luminance of 5 points)

The following diagram shows the functional block of the 49 inch Color TFT-LCD Module:



3. Absolute Maximum Ratings

3.1 TFT LCD module

Items	Symbol	Min	Max	Unit	Conditions
Power supply voltage	VDD	-0.3	14.0	Volt	

3.2 Backlight unit

Items	Symbol	Min	Max	Unit	Conditions
Power input	P_{LED}		26	V	
Enable	P_{EN}		5.5	V	
Dimming	P_{DIM}		5.5	V	

3.3 Environment

Items	Symbol	Values			Unit	Conditions
		Min.	Typ.	Max.		
Operation temperature	T_S	0	-	50	^0C	Note 3、4
Operation Humidity	H_{OP}	5		90	%	
Storage temperature	T_{ST}	-20		60	^0C	
Storage Humidity	H_{ST}	5		90	%	

Note 1: With in Ta= 25℃

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: For quality performance, please refer to IIS (Incoming Inspection Standard).

Note 4: TS is TFT surface temperature.

4. Electrical Characteristics

4.1 TFT LCD module power specification.

It requires two power inputs. One is employed to power for the LCD circuit. The other Is used for the LED backlight and LED Driver circuit.

Parameter	Symbol	Value			Unit	Note
		Min	Typ	Max		
Circuit :						
Power Input Voltage	V_{LCD}	10.8	12.0	13.2	Vdc	5
Power Input Current	I_{LCD}	-	467	607	mA	1
		-	593	771	mA	2
Power Consumption	P_{LCD}	-	5.6	7.3	Watt	1
Rush current	I_{RUSH}	-	-	8.0	A	3

Notes 1. The specified current and power consumption are under the V_{LCD}=12.0V, Ta=25 ± 2°C, f_V=60Hz condition, and mosaic pattern(8 x 6) is displayed and f_V is the frame frequency.
2. The current is specified at the maximum current pattern.
3. The duration of rush current is about 2ms and rising time of power input is 0.5ms (min.).
4. Ripple voltage level is recommended under ±5% of typical voltage
5. Maximum of Power Input Voltage is included with ripple.

White : 1023 Gray
Black : 0 Gray



Mosaic Pattern(8 x 6)

4.2 Backlight unit.

Input Pin Assignment (CN2)

Pin & Connector Assignment:

Connector: CviLux CI0114M1HR0 or equivalent

Pin NO	Symbol	Description
1	VIN	DC +24V
2	VIN	DC +24V
3	VIN	DC +24V
4	VIN	DC +24V
5	VIN	DC +24V
6	GND	Ground
7	GND	Ground
8	GND	Ground
9	GND	Ground
10	GND	Ground
11	NC	No connected
12	ON / OFF	OFF=0V; ON=+5V
13	DIMM	20~100%
14	NC	No connected

The second backlight is the input about LED BL by external LED Driver.

Parameter guideline is under stable conditions at 25°C (Room Temperature):

Parameter	Symbol	Min.	Typ.	Max.	Unit	Remarks (Test Condition)
Input Specification						
Input Voltage	V_{in}	21.6	24.0	26.4	V_{DC}	Input voltage: 24 V_{DC}
Input Current	I_{in}		4.5		A_{DC}	
On/Off control	**ON/OFF**	-	3.3	6.0	V_{DC}	ON STATE
		-	0	0.8		OFF STATE
Dimming (Analog)	**DIM**		5.0		V_{DC}	Min. Brightness
			0			Max. Brightness
Dimming (PWM)	**DIM**		5.0		V_{DC}	Dimming voltage
		10		100	%	Dimming range
		200	300	500	Hz	Dimming frequency
Output Specification						
LED Forward Voltage (Refer to the specification of light bar)	V_f	-	-	53	V_{DC}	For reference Only
LED Forward Current at each LED channel	I_f	-	**300**	-	mA_{DC}	Vin=24 / 12V, Dim=Max Measured at Steady State

5. Signal characteristic

5.1 Signal description

- LCD Connector(CN1): FI-RXE51S-HF (manufactured by JAE) or compatible

No	Symbol	Description	No	Symbol	Description
1	NC or GND	No Connection or Ground	27	NC	No Connection (8bit only)
2	NC	No Connection (Note 4)	28	R2AN	SECOND LVDS Receiver Signal (A-)
3	NC	No Connection (Note 4)	29	R2AP	SECOND LVDS Receiver Signal (A+)
4	NC	No Connection (Note 4)	30	R2BN	SECOND LVDS Receiver Signal (B-)
5	NC	No Connection (Note 4)	31	R2BP	SECOND LVDS Receiver Signal (B+)
6	NC	No Connection (Note 4)	32	R2CN	SECOND LVDS Receiver Signal (C-)
7	LVDS Select	'H' =JEIDA , 'L' or Open = VESA	33	R2CP	SECOND LVDS Receiver Signal (C+)
8	NC	No Connection (Note 4)	34	GND	Ground
9	NC	No Connection (Note 4)	35	R2CLKN	SECOND LVDS Receiver Clock Signal(-)
10	NC	No Connection (Note 4)	36	R2CLKP	SECOND LVDS Receiver Clock Signal(+)
11	GND	Ground	37	GND	Ground
12	R1AN	FIRST LVDS Receiver Signal (A-)	38	R2DN	SECOND LVDS Receiver Signal (D-)
13	R1AP	FIRST LVDS Receiver Signal (A+)	39	R2DP	SECOND LVDS Receiver Signal (D+)
14	R1BN	FIRST LVDS Receiver Signal (B-)	40	NC	No Connection
15	R1BP	FIRST LVDS Receiver Signal (B+)	41	NC	No Connection
16	R1CN	FIRST LVDS Receiver Signal (C-)	42	GND	Ground
17	R1CP	FIRST LVDS Receiver Signal (C+)	43	GND	Ground
18	GND	Ground	44	AGP or NSB	'H' or Open= AGP, 'L'= NSB(No signal Black)
19	R1CLKN	FIRST LVDS Receiver Clock Signal(-)	45	GND	Ground
20	R1CLKP	FIRST LVDS Receiver Clock Signal(+)	46	GND	Ground
21	GND	Ground	47	NC	No connection
22	R1DN	FIRST LVDS Receiver Signal (D-)	48	VLCD	Power Supply +12.0V
23	R1DP	FIRST LVDS Receiver Signal (D+)	49	VLCD	Power Supply +12.0V
24	NC	No Connection	50	VLCD	Power Supply +12.0V
25	NC	No Connection	51	VLCD	Power Supply +12.0V
26	GND	Ground	-	-	-

Note
1. All GND(ground) pins should be connected together to the LCD module's metal frame.
2. All V_{LCD} (power input) pins should be connected together.
3. All Input levels of LVDS signals are based on the **EIA 644** Standard.
4. #1~#6 & #8~#10 NC (No Connection): These pins are used only for LGD (Do not connect)
5. Specific pin No. **#44** is used for "No signal detection" of system signal interface.
   It should be GND for NSB(No Signal Black) during the system interface signal is not.
   If this pin is "H", LCD Module displays AGP(Auto Generation Pattern).

The brightness of each primary color (red, green, blue) is based on the 10bit gray scale data input for the color. The higher binary input, the brighter the color. Table 7 provides a reference for color versus data input.

Color		Input Color Data																													
		RED										GREEN										BLUE									
		MSB									LSB	MSB									LSB	MSB									LSB
		R9	R8	R7	R6	R5	R4	R3	R2	R1	R0	G9	G8	G7	G6	G5	G4	G3	G2	G1	G0	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
Basic Color	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (1023)	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (1023)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	Blue (1023)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
	Cyan	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
RED	RED (0000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED (0001)	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	...	...										...										...									
	RED (1022)	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED (1023)	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
GREEN	GREEN (0000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN (0001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
	...	...										...										...									
	GREEN (1022)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0
	GREEN (1023)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
BLUE	BLUE (0000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	BLUE (0001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	...	...										...										...									
	BLUE (1022)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0
	BLUE (1023)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1

6. Display timing specification

6.1 TFT LCD

Table 4 shows the signal timing required at the input of the LVDS transmitter. All of the interface signal timings should be satisfied with the following specification for normal operation.

ITEM		Symbol	Min	Typ	Max	Unit	notes
Horizontal	Display Period	tHV	960	960	960	tCLK	1920 / 2
	Blank	tHB	100	140	240	tCLK	1
	Total	tHP	1060	1100	1200	tCLK	
Vertical	Display Period	tVV	1080	1080	1080	Lines	
	Blank	tVB	20	45	300	Lines	1
	Total	tVP	1100	1125	1380	Lines	

ITEM		Symbol	Min	Typ	Max	Unit	notes
Frequency	DCLK	fCLK	60.00	74.25	78.00	MHz	
	Horizontal	fH	57.3	67.5	70	KHz	2
	Vertical	fV	47	60	63	Hz	2

Note: 1. The input of HSYNC & VSYNC signal does not have an effect on normal operation (DE Only Mode). If you use spread spectrum of EMI, add some additional clock to minimum value for clock margin.

2. The performance of the electro-optical characteristics may be influenced by variance of the vertical refresh rate and the horizontal frequency

3. Spread Spectrum Rate (SSR) for 50KHz ~ 100kHz Modulation Frequency(FMOD) is calculated by (7 – 0.06*Fmod), where Modulation Frequency (FMOD) unit is KHz.
LVDS Receiver Spread spectrum Clock is defined as below figure

※ Timing should be set based on clock frequency.



※ Please pay attention to the followings when you set Spread Spectrum Rate(SSR) and Modulation Frequency(FMOD)

1. Please set proper Spread Spectrum Rate(SSR) and Modulation Frequency (FMOD) of TV system LVDS output.

2. Please check FOS after you set Spread Spectrum Rate(SSR) and Modulation Frequency(FMOD) to avoid abnormal display. Especially, harmonic noise can appear when you use Spread Spectrum under FMOD 30 KHz.

6.2 LVDS signal specification

6.2.1 LVDS input signal timing diagram



6.2.2 LVDS input signal characteristics

1) DC Specification



Description	Symbol	Min	Max	Unit	notes
LVDS Common mode Voltage	V_{CM}	1.0	1.5	V	-
LVDS Input Voltage Range	V_{IN}	0.7	1.8	V	-
Change in common mode Voltage	ΔVCM	-	250	mV	-

2) AC Specification



Description	Symbol	Min	Max	Unit	notes
LVDS Differential Voltage	V_{TH}	100	600	mV	Tested with Differential Probe 2
	V_{TL}	-600	-100	mV	
LVDS Clock to Data Skew	t_{SKEW}	-	$\|(0.2*T_{clk})/7\|$	ps	-
Effective time of LVDS	t_{eff}	$\|\pm 360\|$	-	ps	-
LVDS Clock to Clock Skew (Each other)	t_{SKEW_CLK}	-	$\|1/7* T_{clk}\|$	ps	-

notes 1. All Input levels of LVDS signals are based on the EIA 644 Standard.
2. LVDS Differential Voltage is defined within t_{eff}



* This accumulated waveform is tested with differential probe

6.3 Power ON/OFF Sequence



Table 8. POWER SEQUENCE

Parameter	Value			Unit	Notes
	Min	Typ	Max		
T1	0.5	-	20	ms	1
T2	0	-	-	ms	2
T3	400	-	-	ms	3
T4	100	-	-	ms	3
T5	1.0	-	-	s	4
T6	0	-	T2	ms	5
T7	0	-	-	ms	6

Note :

1. Even though T1 is over the specified value, there is no problem if I2T spec of fuse is satisfied.
2. If T2 is satisfied with specification after removing LVDS Cable, there is no problem.
3. The T3 / T4 is recommended value, the case when failed to meet a minimum specification, abnormal display would be shown. There is no reliability problem.
4. T5 should be measured after the Module has been fully discharged between power off and on period.
5. If the on time of signals (Interface signal and user control signals) precedes the on time of Power (V_{LCD}), it will be happened abnormal display. When T6 is NC status, T6 doesn't need to be measured.
6. It is recommendation specification that T7 has to be 0ms as a minimum value.

※ Please avoid floating state of interface signal at invalid period.

※ When the power supply for LCD (VLCD) is off, be sure to pull down the valid and invalid data to 0V.

7. Reliability Test

Environment test conditions are listed as following table.

Items	Required Condition	Note
Temperature Humidity Bias (THB)	Ta= 50℃, 80%RH, 240hours	
High Temperature Operation (HTO)	Ts= 50℃, 50%RH, 240hours	3
Low Temperature Operation (LTO)	Ts= 0℃, 240hours	
High Temperature Storage (HTS)	Ta= 60℃, 240hours	
Low Temperature Storage (LTS)	Ta= -20℃, 240hours	
Drop Test	Height: 60 cm, package test	
Thermal Shock Test (TST)	-20℃/30min, 60℃/30min, 100 cycles	
On/Off Test	On/10sec, Off/10sec, 30,000 cycles	
ESD (ElectroStatic Discharge)	Contact Discharge: ± 8KV, 150pF(330Ω) 1sec, 9 points, 25 times/ point.	
	Air Discharge: ± 15KV, 150pF(330Ω) 1sec 9 points, 25 times/ point.	

Note 1: The TFT-LCD module will not sustain damage after being subjected to 100 cycles of rapid temperature change. A cycle of rapid temperature change consists of varying the temperature from -10℃ to 50℃, and back again. Power is not applied during the test. After temperature cycling, the unit is placed in normal room ambient for at least 4 hours before power on.

Note 2: According to EN61000-4-2 , ESD class B: Some performance degradation allowed. No data lost. Self-recoverable. No hardware failures.

Note 3: The test items are tested by open frame type chassis.

8. Mechanical Characteristics.