

HM064XG101HK 6.4" Color TFT-LCD

Release Date 17th Aug 2019

THIS DOCUMENT CONTAINS PROPRIETORY INFORMATION WHICH IS SOLELY OWENED BY 'HIGHNESS MICROELECTRONICS LTD." ANY UNAUTHORISED COPY OR PRINTING OR PUBLISHING OF INFORMATION IN THIS DOCUMENT IN PART OR IN COMPLETE IS RESTRICTED.

1. GENERAL DATA

1.1 DISPLAY FEATURES

This module is a 6.4" XGA of 4:3 format LTPS TFT. The pixel format is vertical stripe and sub pixels are arranged as R (red), G (green), B (blue) sequentially. This display is RoHS compliant, COG (chip on glass) technology and LED backlight are applied on this display that made in Taiwan.

Part Name	HM064XG101HK
Module Dimensions	153.0(W) mm x 118.0(H) mm x 8.41 (D) mm typ.
LCD Active Area	129.792(W) mm x 97.344(H) mm
Pixel Pitch	0.126(W) mm x 0.126 (H) mm
Resolution	1024 x 3(RGB)(W) x 768(H) dots
Color Pixel Arrangement	R, G, B Vertical stripe
LCD Type	LTPS TFT; Transmissive Normally Black
Top Polarizer Type	Anti-glare Polarizer Film
Display Type	Active Matrix
Number of Colors	16.7M Colors (8-bit RGB)
Backlight	Light Emitting Diode(LED)
Weight	170g typ.
Interface	LVDS; 20 pins
Power Supply Voltage	3.3V for LCD; 12V for Backlight
Power Consumption	0.231 W for LCD; 2.16 W for Backlight
Viewing Direction	Super Wide Version (In-Plane Switching)

2. ABSOLUTE MAXIMUM RATINGS

2.1 ENVIRONMENTAL ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Min.	Max.	Unit	Remarks
Supply Voltage	V_{DD}	-0.3	4.5	٧	-
Input Voltage of Logic	Vı	-0.3	V_{DD}	V	Note 1
Operating Temperature	Тор	-20	70	°C	Note 2
Storage Temperature	Tst	-30	80	°C	Note 2
Backlight Input Voltage	VL	0	15	V	-

- Note 1: The rating is defined for the signal voltages of the interface such as CLK and pixel data pairs.
- Note 2: The maximum rating is defined as above based on the chamber temperature, which might be different from ambient temperature after assembling the panel into the application. Moreover, some temperature-related phenomenon as below needed to be noticed:
 - Background color, contrast and response time would be different in temperatures other than 25 $^{\circ}\mathrm{C}$.
 - Operating under high temperature will shorten LED lifetime.


3. ELECTRICAL CHARACTERISTICS

3.1 LCD CHARACTERISTICS

$$T_a = 25 \, {}_{\circ}C$$
, $V_{SS} = 0V$

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Remarks
Power Supply Voltage	V_{DD}	-	3.0	3.3	3.6	V	-
Differential Input Voltage for LVDS Receiver Threshold	.,	"H" level	$0.7V_{DD}$).7V _{DD} - V _{DD}			No.
	Vı	"L" level	V _{SS}	0.3V _{DD}	mV	Note 1	
Power Supply Current	er Supply Current I _{DD}		-	70	-	mA	Note 2
Frame Frequency	f_{Frame}	-	55	60	65	Hz	-
CLK Frequency	f_{CLK}	-	-	56.3	-	MHz	-

Note 1: VCM 1.2V is common mode voltage of LVDS transmitter and receiver. The input terminal of LVDS transmitter is terminated with 100Ω .



Note 2: An all white check pattern is used when measuring I_{DD} . f_{Frame} is set to 60 Hz. Moreover, 0.5A

fuse is applied in the module for I_{DD} . For display activation and protection purpose, power supply is recommended larger than 1.25A to start the display and break fuse once any short circuit occurred.

3.2 BACKLIGHT CHARACTERISTICS

Item	Symbol Condition		Min.	Тур.	Max.	Unit	Remarks
LED Input Voltage	VL	-	10.8	12.0	13.2	V	Note1
LED Forward Current	1.	0% duty	330	360	400	~ ∧	Note 2
(Dim Control)	IL	100% duty	-	10	1	mA	Note 2
LED lifetime	-	I _{LED} = 360 mA	-	70K	•	hrs	Note 3

- Note 1: As Fig. 5.1 shown, LED current is constant, 360 mA, controlled by the LED driver when applying 12V.
- Note 2: Dimming function can be obtained by applying PWM signal from the display interface DIM (No.6pin) of CN2. The recommended PWM signal is 200Hz ~ 1K Hz with 3.3V amplitude.
- Note 3: The estimated lifetime is specified as the time to reduce 50% brightness by applying 360 mA at 25 $^{\circ}\mathrm{C}$.




Fig. 5.1

4. OPTICAL CHARACTERISTICS

The optical characteristics are measured based on the conditions as below:

- Supplying the signals and voltages defined in the section of electrical characteristics.
- The backlight unit needs to be turned on for 30 minutes.
- The ambient temperature is 25 °C.
- In the dark room less than 100lx, the equipment has been set for the measurements as shown in Fig 6.1.

$T_a = 25$	$\circ C, f_{Frame} =$	60 Hz,	VDD = 3.3V
------------	------------------------	--------	------------


Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Remarks	
Brightness of	of White	-	4 0 0 0	-	1300	-	cd/m ²	Note 1	
Brightness U	niformity	-	$\phi = 0 \circ , \ \theta = 0 \circ ,$	80	-	-	%	Note 2	
Contrast F	Ratio	CR	I _{LED} = 360 mA	ı	800	-	-	Note 3	
Response	Time	$T_r + T_f$	$\phi = 0 \circ , \ \theta = 0 \circ$	-	30	-	ms	Note 4	
NTSC R	atio	-	$\phi = 0 \circ , \ \theta = 0 \circ$	-	60	-	%	-	
			$\phi = 0^{\circ}$, CR ≥ 10	-	80	-			
\/iavvina A		$\theta x'$	ϕ = 180 °, CR \geq 10	1	80	-	Degrae	Note 5	
Viewing Angle		θ y	ϕ = 90 °, CR \geq 10	-	80	-	Degree	Note 5	
		$\theta \mathrm{y}'$	ϕ = 270 °, CR \geq 10	-	80	-			
	Dod	Χ		-	0.62	-			
	Red	Υ		-	0.33	-			
	0	Χ		-	0.32	-			
Color	Green	Y		-	0.58	-			
Chromaticity	Blue	Х	$\phi = 0$, $\theta = 0$.	-	0.16	-	-	Note 6	
	Dide	Υ		1	0.08	-			
	White	Х		-	0.31	-			
	VVIIILE	Υ		-	0.33	-			

Note 1: The brightness is measured from the panel center point, P5 in Fig. 6.2, for the typical value.

Note 2: The brightness uniformity is calculated by the equation as below:

Brightness uniformity =
$$\frac{\text{Min. Brightness}}{\text{Max. Brightness}} \times 100\%$$

, which is based on the brightness values of the 9 points measured by BM-5 as shown in Fig. 6.2.








Fig. 6.2

Note 3: Continuously operating the test pattern (see below chess pattern Fig.6.3) on display for 2 hours at 25°C then switch to completely white pattern, the previous test pattern shall disappear within 2 seconds.




Fig.6.3

Note 4: The Contrast Ratio is measured from the center point of the panel, P5, and defined as the following equation:

$$CR = \frac{Brightness of White}{Brightness of Black}$$

Note 5: The definition of response time is shown in Fig. 6.4. The rising time is the period from 10% brightness to 90% brightness when the data is from black to white. Oppositely, Falling time is the period from 90% brightness falling to 10% brightness.




Fig.6.4

Note 6: The definition of viewing angle is shown in Fig. 6.5. Angle ϕ is used to represent viewing directions, for instance, $\phi = 270^{\circ}$ means 6 o'clock, and $\phi = 0^{\circ}$ means 3 o'clock. Moreover, angle θ is used to represent viewing angles from axis Z toward plane XY.

The display is super wide viewing angle version, so that the best optical performance can be obtained from every viewing direction.




Fig 6.5

Note 7: The color chromaticity is measured from the center point of the panel, P5, as shown in Fig. 6.2.

5. BLOCK DIAGRAM $V_{\text{DD}} \\$ Power Circuit Gate Driver Gate Driver 6.4 inch XGA LCD panel Source Driver with timing controller Signals Dim V_{L} LED Control LED Backlight Circuit

Note 1: Signals are SD, AMODE, CLK and pixel data pairs.

6. LCD INTERFACE

6.1 INTERFACE PIN CONNECTIONS

The display interface connector (CN1) is DF14H-20P-1.25H made by HIROSE and pin assignment is as below:


Pin No.	Symbol	Signal	Pin No.	Symbol	Signal
1	V_{DD}	Dower Cumply for Logic	11	IN2-	Divel Date
2	V_{DD}	Power Supply for Logic	12	IN2+	Pixel Data
3	V _{SS}	CNID	13	V _{SS}	GND
4	V _{SS}	GND	14	CLK IN-	Dival Clask
5	INO-	Pixel Data	15	CLK IN+	Pixel Clock
6	IN0+	Pixel Dala	16	V _{SS}	GND
7	V _{SS}	GND	17	IN3-	Dival Data
8	IN1-	Pixel Data	18	IN3+	Pixel Data
9	IN1+	Fixei Dala	19	V_{DD}	Power Supply for Logic
10	V _{SS}	GND	20	AMODE	Open / L:JEIDA, H:VESA

Note 1: IN n- and IN n+ (n=0, 1, 2, 3), CLK IN- and CLK IN+ should be wired by twist-pairs or side-by-side FPC patterns, respectively.

The backlight connector (CN2) is SM06B-SHLS-TF, and pin assignment is as below:

Pin No.	Signal	Signal
1	V_{LED}	12VDC
2	V_{LED}	12VDC
3	GND	Ground
4	GND	Ground
5	V_{LED}	12VDC
6	DIM	3.3V @200Hz~1000Hz

Note 1: The relationship of brightness and Dim control are shown as below.



6.2 TIMING CHART




Fig. 8.1 Horizontal Timing of VS-HS-DE Mode

Note 1: CLK's falling edge is the time to latch data and count (thp + thb), therefore, data sending and Hsync's falling edge should start when CLK's rise edge.





Fig. 8.2 Vertical Timing of VS-HS-DE Mode


Note 2: Vsync's falling edge needs to start with Hsync's falling edge simultaneously to count (tvp + tvb).

6.3 LVDS DATA FORMAT

(1) 8Bit Mode (Amode=H)



(2) 8Bit Mode (Amode=L/Open)



6.4 TIME TABLE


The column of timing sets including minimum, typical, and maximum as below are based on the best optical performance, frame frequency (f_{Frame}) = 60 Hz to define. If 60 Hz is not the aim to set, 55~65 Hz for f_{Frame} is recommended to apply for better performance by other parameter combination as the

definitions in section 5.1.

A. HS-VS-DE MODE

	Item	Symbol	Min.	Тур.	Max.	Unit
	CLK Frequency	fclk	51	56.3	66	M Hz
	Display Data	thd	1024	1024	1024	
l la viza ntal	Cycle Time	th	1096	1197	1295	
Horizontal	Pulse Width	thp	2	10	20	CLK
	Pulse Width and Back Porch	thp + thb	42	138	206	
	Front Porch	thf	30	35	65	
	Display Line	tvd	768	768	768	
	Cycle Time	tv	776	784	849	
Vertical	Pulse Width	tvp	2	4	10	Н
	Pulse Width and Back Porch	tvp + tvb	6	8	35	
	Front Porch	t∨f	2	8	20	

6.5 LVDS RECEIVER TIMING




RinX= (RinX+)-(RinX-) (X=0, 1, 2, 3)

	Item	Symbol	Min.	Тур.	Max.	Unit
CLK	Cycle frequency	1/tcLK	51	56.3	66	MHz
D: V	0 data position	tRP0	1/7* t _{CLK} -0.55	1/7* t _{CLK}	1/7* t _{CLK} +0.55	
	1st data position	tRP1	-0.55	0	+0.55	
	2nd data position	tRP2	6/7* t _{CLK} -0.55	6/7* t _{CLK}	6/7* t _{CLK} +0.55	
RinX	3rd data position	tRP3	5/7* t _{CLK} -0.55	5/7* t _{CLK}	5/7* t _{CLK} +0.55	ns
(X=0,1,2,3)	4th data position	tRP4	4/7* t _{CLK} -0.55	4/7* t _{CLK}	4/7* t _{CLK} +0.55	
	5th data position	tRP5	3/7* t _{CLK} -0.55	3/7* t _{CLK}	3/7* t _{CLK} +0.55	
	6th data position	tRP6	2/7* t _{CLK} -0.55	2/7* t _{CLK}	2/7* t _{CLK} +0.55	

6.6 DATA INPUT for DISPLAY COLOR

					Red	Data	I			Green Data					Blue Data										
Input		R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	В7	В6	B5	B4	В3	B2	B1	В0
colo	r	MSB							LSB	MSB							LSB	MSB							LSB
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Basic	Blue(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Color	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(2)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Red	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	;	:	:	:	:	•	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Red(253)	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
	Green(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
Green	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:		:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Green(253)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0
	Green(254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	Green(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Blue	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Blue(253)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1
	Blue(254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	Blue(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1


6.7 POWER SEQUENCE



- Note 1: In order to avoid any damages, V_{DD} has to be applied before all other signals. The recommended time period is 1 second (0.2 second is minimum). Hot plugging might cause display damage due to incorrect power sequence, please pay attention on interface connecting before power on.
- Note 2: In order to avoid uncompleted patterns in transient state, It is recommended that switching the backlight on is delayed for 1 second after the signals have been applied (0.1 second is minimum).
- Note 3: Off sequence is same. The time period from backlight off to signal off and signal off to power off are recommended 1 second. No damage is left if they are turned off simultaneously, but display irregular might be observed.
- Note 4: In order to avoid any damages, the interval time from power off to power on shall be 1 second minimum.
- Note 5: In order to avoid high Inrush current, V_{DD} & V_{LED} rising time need to set at $0.5 ms < V_{DD}$ & $V_{LED} < 10 ms$.

7. OUTLINE DIMENSIONS

7.1 FRONT VIEW




Note 1: Within 0.147Nm (1.5kgfcm) of M2 screw torque is recommed.

General Tolerance:±0.5mm Scale: NTS

Unit : mm

7.2 REAR VIEW



General Tolerance:±0.5mm

Scale : NTS Unit : mm